

- Accelerating Generalized Linear Models with
- MLWeaving: A One-Size-Fits-All System for
- Any-Precision Learning

Zeke Wang (王则可)

CCAI, Computer Science, Zhejiang University



The world is moving in three directions

Motivations



My work: intersection of these three directions

Motivations

• • • •







Can We Use FPGAs to Accelerate GLM Training?

implementation we know.

Key Idea: Software/Hardware Co-Design

ML: Low-precision Training

DB: New Data Structure, optimized to bit-level

FPGA: Efficient Design

Outline of MLWeaving

• • • •

Quick Background

Stochastic Gradient Descent (SGD)

Synchronous vs. Asynchronous

Low Precision

MLWeaving

Arbitrary-precision Training

MLWeaving Memory Layout

MLWeaving Hardware Design

Efficient Synchronous Design

OK, how does SGD work?



Stochastic Gradient Descent (SGD)

P1: Model can be staled, especially when running on multiple cores.

Linear Regression

$$\min_{x} \frac{1}{2} \sum_{r} (A_r x^T - b_r)^2$$

$$A_r = get_data()$$

$$x = get_model()$$

$$g = comp_grad(x, A_r)$$

x = x - g

set_model(x)

Two Interesting Properties

Intuition: Why Low Precision Works for ML

• • • •





Intuition: Why Low Precision Works for ML

• • • • •



Full precision

1.310245

X 0.602069

Low precision

about 1.3

X about 0.6

0.788857897

about 0.78

Relax, It is only Machine Learning.

Different Precision Levels are Required

• • • • •



"It is a cat"









Current Hardware Supports Limited Precision Levels

TPU



CPU



GPU



Char (8-bit), Short (16-bit)

FP8 (8-bit), FP16 (16-bit)

INT8 (8-bit)

Goal of MLWeaving

• • • • •



For Generalized Linear Model training, can we enable things that cannot be well done on CPUs?





• • • •

Quick Background

Stochastic Gradient Descent (SGD)

Synchronous vs. Asynchronous

Low Precision

MLWeaving

Arbitrary-precision Training

MLWeaving Memory Layout

MLWeaving Hardware Design

Efficient Synchronous Design

Two Goals of Arbitrary-precision Training: Using First Principles Thinking

1, One hardware design and one copy of dataset support any-precision training.

2, Our design achieves linear speedup with lower precision.



• • • •

Quick Background

Stochastic Gradient Descent (SGD)

Synchronous vs. Asynchronous

Low Precision

MLWeaving

Arbitrary-precision Training

MLWeaving Memory Layout

MLWeaving Hardware Design

Efficient Synchronous Design

MLWeaving Memory Layout



 $1^{st} \text{ feature} \qquad 2^{nd} \text{ feature}$ $1^{st} \text{ row A} \quad A_1^{[1]} \quad A_1^{[2]} \quad A_1^{[3]} \quad A_1^{[4]} \rightarrow A_2^{[1]} \quad A_2^{[2]} \quad A_2^{[3]} \quad A_2^{[4]} \rightarrow A_2^{[4]}$ $2^{nd} \text{ row B} \quad B_1^{[4]} \quad B_1^{[2]} \quad B_2^{[3]} \quad B_3^{[3]} \quad B_3^{[4]} \rightarrow B_2^{[4]} \quad B_2^{[2]} \quad B_2^{[3]} \quad B_2^{[4]} \qquad B_2^{[4]} \rightarrow B_2^{[4]$

MLWeaving:

Observation 1: Often memory bandwidth bound

1st row A

Observation 2: Low precision (e.g., 8 bit fixed point) often provides reasonable quality

Observation 3: Different training task might need different precision level even on the same dataset

Can we store the data in a new data structure that efficiently supports arbitrary precision data movement?

MLWeaving Memory Layout



1st feature 2nd feature 1st row A $A_1^{[1]}$ $A_1^{[2]}$ $A_1^{[3]}$ $A_1^{[4]} \rightarrow A_2^{[1]}$ $A_2^{[2]}$ $A_2^{[3]}$ $A_2^{[4]}$ 2nd row B $B_1^{[3]}$ $B_1^{[2]}$ $B_1^{[3]}$ $B_1^{[4]}$ $B_2^{[4]}$ $B_2^{[4]}$ $B_2^{[2]}$ $B_2^{[2]}$ $B_2^{[4]}$

MLWeaving:

Observation 1: Often memory bandwidth bound

1st row A

Observation 2: Low precision (e.g., 8 bit fixed point) often provides reasonable quality

Observation 3: Different training task might need different precision level even on the same dataset

Can we store the data in a new data structure that efficiently supports arbitrary precision data movement?

MLWeaving Memory Layout





Observation 1: Often memory bandwidth bound

Observation 2: Low precision (e.g., 8 bit fixed point) often provides reasonable quality

Observation 3: Different training task might need different precision level even on the same dataset

Can we store the data in a new data structure that supports arbitrary precision data movement?



MLWeaving:

1st row A

MLWeaving Memory Layout





Observation 1: Often memory bandwidth bound

Observation 2: Low precision (e.g., 8 bit fixed point) often provides reasonable quality

Observation 3: Different training task might need different precision level even on the same dataset

Can we store the data in a new data structure that supports arbitrary precision data movement?



MLWeaving:



MLWeaving Memory Layout





Observation 1: Often memory bandwidth bound

Observation 2: Low precision (e.g., 8 bit fixed point) often provides reasonable quality

Observation 3: Different training task might need different precision level even on the same dataset

Can we store the data in a new data structure that supports arbitrary precision data movement?



MLWeaving Memory Layout



Observation 1: Often memory bandwidth bound

Observation 2: Low precision (e.g., 8 bit fixed point) often provides reasonable quality

Observation 3: Different training task might need different precision level even on the same dataset

Can we store the data in a new data structure that supports arbitrary precision data movement?



<u>MLWeaving does not work out on CPUs</u>. CPU does not have custom instruction for MLWeaving memory layout and then we have to group bits from different memory locations before the further computing.



• • • •

Quick Background

Stochastic Gradient Descent (SGD)

Synchronous vs. Asynchronous

Low Precision

MLWeaving

Arbitrary-precision Training

MLWeaving Memory Layout

MLWeaving Hardware Design

Efficient Synchronous Design

MLWeaving Hardware Design: Key Idea

• • • •

MLWeaving memory layout:

Key idea of MLWeaving hardware design:



To use **bit-serial multiplier** to enable efficient data processing from the MLWeaving memory layout.

How bit-serial multiplier works?

How Bit-serial Multiplier Deals with Low Precision?

• • • • •	4321
<u>4-bit:</u>	X 0 0 2 0
·	<mark>8642</mark> 0
	4 3 2 0
<u>3-bit:</u>	X 0 0 2 0
	86400
	4300
<u>2-bit:</u>	X 0 0 2 0
	86000
	4000
<u>1-bit:</u>	X 0 0 2 0
	80000
No	rmal Multiplier

Each bit should be binary, but we use decimal for ease of understanding.

How Bit-serial Multiplier Deals with Low Precision?

• • • •	• 4321	Initialization
<u>4-bit:</u>	X 0 0 2 0	<u>mitiunzation.</u>
	<mark>8642</mark> 0	4 3 2 1
	4 3 2 0	
<u>3-bit:</u>	X 0 0 2 0	
	86400	
	4300	
<u>2-bit:</u>	X 0 0 2 0	
	86000	Sum = 00000
	4000	
<u>1-bit:</u>	X 0 0 2 0	
	80000	
	Normal Multiplier	Bit-serial Multiplier (BSM)

How Bit-serial Multiplier Deals with Low Precision?



Bit-serial Multiplier: 1-Bit Precision



Bit-serial Multiplier: 1-Bit Precision



Bit-serial Multiplier: 1-Bit Precision



Bit-serial Multiplier: 2-Bit Precision



Normal Multiplier

Bit-serial Multiplier: 2-Bit Precision



Normal Multiplier

Bit-serial Multiplier: 2-Bit Precision

Normal Multiplier

Bit-serial Multiplier: 3-Bit Precision

• • • • •	4321	2th Cuclos	
<u>4-bit:</u>	X 0 0 2 0	<u>Statycie.</u>	
	86420	4 3 2 1	
	4 3 2 0		
<u>3-bit:</u>	X 0 0 2 0		
-	86400	Memory	
	4300	Hardward	9
<u>2-bit:</u>	X 0 0 2 0		
	86000	Sum = 86000	
	4000		
<u>1-bit:</u>	X 0 0 2 0		
	80000		

Normal Multiplier

Bit-serial Multiplier: 3-Bit Precision

Normal Multiplier

Bit-serial Multiplier: 3-Bit Precision

Normal Multiplier

Bit-serial Multiplier: 4-Bit Precision

• • • • •	4 3 2 1	Ath Cycle.	
<u>4-bit:</u>	X 0 0 2 0	<u>+ cycic.</u>	
_	<mark>8642</mark> 0	4 3 2 1	
	4 3 2 0		
<u>3-bit:</u>	X 0 0 2 0		
	86400		Nemory
	4300		Hardware
<u>2-bit:</u>	X 0 0 2 0		
-	86000	Sum = 86400	
	4000		
<u>1-bit:</u>	X 0 0 2 0		
-	80000		

Normal Multiplier

Bit-serial Multiplier: 4-Bit Precision

Normal Multiplier

Bit-serial Multiplier: 4-Bit Precision

• • • • •	4 3 2 1	Ath Cycle.
<u>4-bit:</u>	X 0 0 2 0	
-	86420	4 3 2 1
	4 3 2 0	
<u>3-bit:</u>	X 0 0 2 0	
	86400	Memory
	4300	Hardware
<u>2-bit:</u>	X 0 0 2 0	
	86000	Sum = 86420
	4000	Done with 4-bit precision
<u>1-bit:</u>	X 0 0 2 0	
	80000	

Normal Multiplier

Custom Computation for MLWeaving

MLWeaving hardware design:

Bit-serial multiplier + MLWeaving memory layout enable any-precision ML training.

MLWeaving's Performance: Almost Linear Speedup with Lower Precision

Memory traffic vs. Precision

• • • •

Quick Background

Stochastic Gradient Descent (SGD)

Synchronous vs. Asynchronous

Low Precision

MLWeaving

Arbitrary-precision Training

MLWeaving Memory Layout

MLWeaving Hardware Design

Efficient Synchronous Design

SGD on the CPU: synchronous or asynchronous?

Sync. Single-Core SGD: Low Throughput

Causes Problem When Using Multiple Cores.

Async. Multi-Core SGD: High Throughput

Multi-core SGD relies on asynchrony.

HogWild! [1]

ModelAverage [2]

[1] Hogwild: A Lock-Free Approach to Parallelizing Stochastic Gradient Descent. In NIPS. 2011.

[2] Parallelized Stochastic Gradient Descent. In NIPS. 2010.

Problem? Cache-coherence is expensive, especially for dense data!

Synchrony vs. Asynchrony on CPUs

• • • • •

	Hardware Efficiency (Throughput)	Statistical Efficiency (Convergence Rate)
Single-core SGD (Synchrony)	Low 🙁	High 😃
Multi-core SGD (Asynchrony)	High 🕛	Low 🙁

Synchronous SGD or asynchronous SGD on custom hardware?

SGD on Custom Hardware: The Best of Two Worlds

• • • • •

	Hardware Efficiency (Throughput)	Statistical Efficiency (Convergence Rate)
Single-core (Synchrony)	Low 😃	High 😃
Multi-core (Asynchrony)	High 🕛	Low 🙁
Custom hardware (Synchrony)	High 🕛	High 🕛

Original Synchronous Implementation: Compute-Bound

• • • •

Original Synchronous Implementation: Compute-Bound

• • • •

Optimal Synchronous Implementation: Memory-Bound

Optimal Synchronous Implementation: Memory-Bound Cycles 1st batch 2rd batch Model Read **Original: Compute-bound** 1st batch Gradient 2rd batch Compute 1st gradient 2rd gradient Model Write **Observation**: Custom hardware can update the model (thousands of weights) at the granularity level: 64 weights, not the whole model. Cvcles 1st batch 2rd batch Model Read 1st batch Gradient 2rd batch With Chaining: Memory-bound Compute 1st gradient 2rd gradient Model Write *High throughput: "sync" is as fast as "async".* **Gap**: gradient from 64 weights

Effect of Sync. Design

• • • •

Training loss vs. Number of Epochs

ModelAverage and *Hogwild* on a multi-core CPU: Async. *MLWeaving* on the *custom hardware*: Sync.

Outline

• • • •

Quick Background

Stochastic Gradient Descent (SGD)

Synchronous vs. Asynchronous

Low Precision

MLWeaving

Arbitrary-precision Training

MLWeaving Memory Layout

MLWeaving Hardware Design

Efficient Synchronous Design

End-to-End Performance: MLWeaving

• • • •

Training loss vs. Time

ModelAverage and Hogwild on an Intel CPU: 14 cores, AVX2-enhanced, 8-bit dataset.

MLWeaving on an FPGA: 3-bit dataset.

Thanks!